Suma.J; Mahesh B Neelagar; Shwetha N; Niranjan L. Simulation and Synthesis of Efficient Majority Logic Fault Detector Using EG-LDPC Codes to Reduce Access Time for Memory Applications. int. j. eng. mgmt. res. 2022, 12, 224-233.