Suma.J, Mahesh B Neelagar, Shwetha N, and Niranjan L, “Simulation and Synthesis of Efficient Majority Logic Fault Detector Using EG-LDPC Codes to Reduce Access Time for Memory Applications”, int. j. eng. mgmt. res., vol. 12, no. 6, pp. 224–233, Dec. 2022.