Suma.J, Mahesh B Neelagar, Shwetha N, and Niranjan L. “Simulation and Synthesis of Efficient Majority Logic Fault Detector Using EG-LDPC Codes to Reduce Access Time for Memory Applications”. International Journal of Engineering and Management Research, vol. 12, no. 6, Dec. 2022, pp. 224-33, doi:10.31033/ijemr.12.6.31.