Suma.J, Mahesh B Neelagar, Shwetha N, and Niranjan L. “Simulation and Synthesis of Efficient Majority Logic Fault Detector Using EG-LDPC Codes to Reduce Access Time for Memory Applications”. International Journal of Engineering and Management Research 12, no. 6 (December 29, 2022): 224–233. Accessed May 15, 2024. https://ijemr.vandanapublications.com/index.php/ijemr/article/view/1066.