Suma.J, Mahesh B Neelagar, Shwetha N, Niranjan L. Simulation and Synthesis of Efficient Majority Logic Fault Detector Using EG-LDPC Codes to Reduce Access Time for Memory Applications. int. j. eng. mgmt. res. [Internet]. 2022 Dec. 29 [cited 2024 May 15];12(6):224-33. Available from: https://ijemr.vandanapublications.com/index.php/ijemr/article/view/1066