Design and Implementation of AHB to APB Bridge using Verilog

Authors

  • Preeti S Bellerimath Assistant Professor, Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, Dharwad, Karnataka, India
  • Shrikanth Shirakol Assistant Professor, Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, Dharwad, Karnataka, India
  • Laxmi Vadiraj Gunari Student, Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, Dharwad, Karnataka, India
  • N Rachana Student, Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, Dharwad, Karnataka, India
  • Sahil P Mahat Student, Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, Dharwad, Karnataka, India
  • Chirag Arali Student, Department of Electronics and Communication Engineering, SDM College of Engineering and Technology, Dharwad, Karnataka, India

DOI:

https://doi.org/10.5281/zenodo.15478857

Keywords:

Verilog HDL, FSM, AHB to APB Bridge, SoC Communication, AMBA Protocol, Embedded Systems, Bus Interface, FPGA, Data Transfer

Abstract

Efficient on-chip communication is vital in modern embedded and System-on-Chip (SoC) architectures. This project presents the design and implementation of an AHB (Advanced High-performance Bus) to APB (Advanced Peripheral Bus) bridge using Verilog Hardware Description Language (HDL). The bridge serves as an interface between high-speed AHB masters and low-speed APB peripherals, with a Finite State Machine (FSM) governing the control flow—including address decoding, data transfer, and handshake signal management. The Verilog-based design emphasizes modularity, timing accuracy, and hardware compatibility, making it well-suited for both FPGA prototyping and ASIC integration. Functional simulation and synthesis validate the bridge’s correctness, performance, and efficient resource utilization. The FSM-based control ensures predictable and reliable communication across the AHB and APB domains, fulfilling the structured connectivity demands of AMBA-based SoC designs [1].

Downloads

Download data is not yet available.

References

Prarthi Bhatt, & Prof. Devang Shah. (2018). Design Amba based AHB to APB bridge using verilog HDL. Journal of Emerging Technologies and Innovative Research (JETIR).

Prof. Ravi Mohan Sairam Prof. Sumit Sharma, & Miss. Geeta Pal. (2013). FSM & handshaking based AHB to APB bridge for high speed systems. International Journal of Engineering Research & Technology (IJERT), 2.

N. Venkateswara Rao, PV Chandrika, Abhishek Kumar, & Sowmya Reddy. (2020). Design of AMBA based AHB2APB protocol for efficient utilization of AHB and APB. International Research Journal of Engineering and Technology (IRJET).

Soumya Rai, & Virendra Pratap Yadav. (2021). Comparison between ARM AMBA Protocols and Verification of APB Protocol Using System Verilog & UVM. International Research Journal of Engineering and Technology (IRJET).

Shankar, Dipti Girdhar, & Neeraj Kr. Shukla. (2014). Design and verification of AMBA APB protocol. International Journal of Computer Applications, 95(21).

Deeksha L, & Shivakumar B.R. (2019). Effective design and implementation of AMBA AHB bus protocol using Verilog. International Conference on Intelligent Sustainable Systems, IEEE Xplore Part Number: CFP19M19-ART. ISBN: 978-1-5386-7799-5.

Abhijeet Paunikar, Rohan Gavankar, Nachiket Umarikar, & K Sivasankaran. (2014). Design and implementation of area efficient, low power AMBA-APB Bridge for SoC. International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE), pp. 1-6.

G Prathibha, & Ambika Sekhar. (2013). APB bridge based on AMBA 4.0. International Journal of Engineering Research & Technology (IJERT), 2(9).

Jaehoon Song, et al. (2009). An efficient SOC test technique by reusing on/off chip bus bridge. IEEE Transactions on Circuits and Systems-I: Regular Papers, 56(3).

Krishna Sekar, et al. (2008). Dynamically configurable bus topologies for high performance on-chip communication. IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 16(10).

Vani.R.M, & Merope. (2010). Design of AMBA based AHB2APB bridge. IJCSNS, 10(11).

Samir Palnitkar. (2008). Verilog HDL: A guide to digital design and synthesis. (2nd ed.). Pearson.

Shanthi V A. (2023). AHB2APB bridge verification. Maven Silicon.

Niraj Kumar Mishra, Dr. R. P. Singh, & Dr. Jaikarn Singh. (2016). AMBA-APB RTL implementation using efficient power and constructs through Verilog. IJSRSET, 2(3).

A. Angadi, S. Umarani, T. Sajjanar, R. Karnam, K. Marali, & S. Shirakol. (2023). Architectural design of built in self-test for VLSI circuits using LFSR. International Conference on Applied Intelligence and Sustainable Computing (ICAISC), pp. 1-7. DOI: 10.1109/ICAISC58445.2023.10200604.

Published

2025-04-26
CITATION
DOI: 10.5281/zenodo.15478857
Published: 2025-04-26

How to Cite

Bellerimath, P. S., Shirakol, S., Gunari, L. V., N, R., Mahat, S. P., & Arali, C. (2025). Design and Implementation of AHB to APB Bridge using Verilog. International Journal of Engineering and Management Research, 15(2), 199–203. https://doi.org/10.5281/zenodo.15478857